Image is for your reference only,please check specifications for details

TMS320C6748EZWTA3 - TI
Manufacturer:
TI
ManyChip's Part#:
MC2976437
Category:
DSP, Digital Signal Processor
Package:
LFBGA-361
Datasheet:
Datasheet 3D Model
Description:
DSP Fixed-Point/Floating-Point 32Bit/64Bit 375MHz 3648MIPS 361Pin NFBGA
Stock Locations:
Availability:
274 pcs In Stock
MOQ:
1 pcs
Unit Price:
$ 20.03

Updated at 17/06/2025 10:30:15(UTC+8)

Certifications

ManyChip is committed to product quality and safety with ISO 9001, ISO 13485, ISO 45001, UL, RoHS, CQC and REACH certifications.

Description

The TMS320C6748 fixed- and floating-point DSP is a low-power applications processor based on a C674x DSP core. This DSP provides significantly lower power than other members of the TMS320C6000™ platform of DSPs.
The device enables original-equipment manufacturers (OEMs) and original-design manufacturers (ODMs) to quickly bring to market devices with robust operating systems, rich user interfaces, and high processor performance through the maximum flexibility of a fully integrated, mixed processor solution.
The device DSP core uses a 2-level cache-based architecture. The level 1 program cache (L1P) is a 32-KB direct mapped cache, and the level 1 data cache (L1D) is a 32-KB 2-way, set-associative cache. The level 2 program cache (L2P) consists of a 256-KB memory space that is shared between program and data space. L2 memory can be configured as mapped memory, cache, or combinations of the two. Although the DSP L2 is accessible by other hosts in the system, an additional 128KB of RAM shared memory is available for use by other hosts without affecting DSP performance.
For security-enabled devices, TI’s Basic Secure Boot lets users protect proprietary intellectual property and prevents external entities from modifying user-developed algorithms. By starting from a hardware-based “root-of-trust," the secure boot flow ensures a known good starting point for code execution. By default, the JTAG port is locked down to prevent emulation and debug attacks; however, the JTAG port can be enabled during the secure boot process during application development. The boot modules are encrypted while sitting in external nonvolatile memory, such as flash or EEPROM, and are decrypted and authenticated when loaded during secure boot. Encryption and decryption protects customers’ IP and lets them securely set up the system and begin device operation with known, trusted code.
Basic Secure Boot uses either SHA-1 or SHA-256, and AES-128 for boot image validation. Basic Secure Boot also uses AES-128 for boot image encryption. The secure boot flow employs a multilayer encryption scheme which not only protects the boot process but also offers the ability to securely upgrade boot and application software code. A 128-bit device-specific cipher key, known only to the device and generated using a NIST-800-22 certified random number generator, is used to protect customer encryption keys. When an update is needed, the customer uses the encryption keys to create a new encrypted image. Then the device can acquire the image through an external interface, such as Ethernet, and overwrite the existing code. For more details on the supported security features or TI’s Basic Secure Boot, see the .
The peripheral set includes: a 10/100 Mbps Ethernet media access controller (EMAC) with a management data input/output (MDIO) module; one USB2.0 OTG interface; one USB1.1 OHCI interface; two I2C Bus interfaces; one multichannel audio serial port (McASP) with 16 serializers and FIFO buffers; two multichannel buffered serial ports (McBSPs) with FIFO buffers; two serial peripheral interfaces (SPIs) with multiple chip selects; four 64-bit general-purpose timers each configurable (one configurable as a watchdog); a configurable 16-bit host-port interface (HPI); up to 9 banks of general-purpose input/output (GPIO) pins, with each bank containing 16 pins with programmable interrupt and event generation modes, multiplexed with other peripherals; three UART interfaces (each with RTS and CTS); two enhanced high-resolution pulse width modulator (eHRPWM) peripherals; three 32-bit enhanced capture (eCAP) module peripherals which can be configured as 3 capture inputs or 3 APWM outputs; two external memory interfaces: an asynchronous and SDRAM external memory interface (EMIFA) for slower memories or peripherals; and a higher speed DDR2/Mobile DDR controller.
The EMAC provides an efficient interface between the device and a network. The EMAC supports both 10Base-T and 100Base-TX, or 10 Mbps and 100 Mbps in either half- or full-duplex mode. Additionally, an MDIO interface is available for PHY configuration. The EMAC supports both MII and RMII interfaces.
The Serial ATA (SATA) controller provides a high-speed interface to mass data storage devices. The SATA controller supports both SATA I (1.5 Gbps) and SATA II (3.0 Gbps).
The Universal Parallel Port (uPP) provides a high-speed interface to many types of data converters, FPGAs, or other parallel devices. The uPP supports programmable data widths between 8- to 16-bits on both channels. Single-data rate and double-data rate transfers are supported as well as START, ENABLE, and WAIT signals to provide control for a variety of data converters.
A video port interface (VPIF) provides a flexible video I/O port.
The rich peripheral set provides the ability to control external peripheral devices and communicate with external processors. For details on each peripheral, see the related sections in this document and the associated peripheral reference guides.
The device has a complete set of development tools for the DSP. These tools include C compilers, a DSP assembly optimizer to simplify programming and scheduling, and a Windows debugger interface for visibility into source code execution.

Show

TMS320C6748EZWTA3 Specifications

Attribute	Attribute Value

Datasheet	Datasheet
3D Model	3D Model
Mounting Style	Surface Mount
Number of Pins	361 Pin
Case/Package	LFBGA-361
Frequency	375 GHz
Clock Speed	375 GHz
RAM Memory Size	128 KB
Number of UARTs	3 UART
Operating Temperature (Max)	105 ℃
Operating Temperature (Min)	-40 ℃
Number of DACs	1 DAC
Supply Voltage (Max)	1.35 V
	Show
Size-Length	13 mm
Size-Width	13 mm
Size-Height	0.94 mm
Operating Temperature	-40℃ ~ 105℃ (TJ)
Product Lifecycle Status	Active
Packaging	Tray
RoHS	RoHS Compliant
Lead-Free Status	Lead Free
ECCN Code	3A991.a.2

Order guide

Payment Shipping Package Order Quality Assurance

TT in advance (bank transfer), Western Union, Credit card,
PayPal. Customer is responsible for shipping fee, bank
charges, duties and taxes.
- You can choose whether shipping charges will be charged through your shipping account or by us.
- Please confirm with the logistics company in advance for remote areas.
(Additional charges ($35-$50) may apply for delivery in these areas)
- Delivery date: usually 2 to 7 working days.
- A tracking number will be sent after your order ships.
- Carefully inspected and packed by ManyChip warehouse
- Vacuum packaging
- Anti-static packaging
- Shockproof foam
The terms here are for reference only, the actual terms are subject to the sales quotation.
- Please confirm product specifications when ordering.
- MOQ refers to the minimum order quantity required to purchase each part.
- If you have special ordering instructions, please indicate them on the ordering page.
- Inspection (PSI) will be performed prior to shipment.
- Income Quality Control (IQC), 1000+ qualified dealers.
- Chips are tested by authoritative organizations to ensure the quality, authenticity and safety of your device.
- Decapsulation control
- X-ray control
- XRF inspection
- Electrical testing
- Surface testing
-Digital components warehouse, covering an area of 800 square meters, with constant temperature and humidity

Contact Us

If you have any problem,please email to sales@manychip.com, we will response as soon as possisble.

Popular Search Parts

Recommended Parts
Hot Parts
Popular Parts
Recently Popular Parts

SN:H1.89423LO19873V41Q0QC0S0

Buy TMS320C6748EZWTA3

Please fill the information below to send RFQ quickly,and we will respond immediately.